Stable multicore with locking redesign and extended support for ARM and a preliminary port to RISC-V 32.
